Parallel Vlsi Synthesis
نویسنده
چکیده
v
منابع مشابه
Software synthesis for DSP using ptolemy
Ptolemy is an environment for simulation, prototyping, and software synthesis for heterogeneous systems. It uses modern object-oriented software technology (in C++) to model each subsystem in a natural and efficient manner, and to integrate these subsystems into a whole. The objectives of Ptolemy encompass practically all aspects of designing signal processing and communications systems, rangin...
متن کاملA New Approach Towards Accelerating VLSI-Synthesis
In order to accelerate high-level synthesis and to improve the quality of synthesized circuits, new methods are needed which enable the use of the acceleration possibilities offered by parallel computing. Apart from the partitioning of (V)HDL models followed by distributed synthesis, even the three fundamental steps of high-level synthesis themselves (allocation, assignment and scheduling) can ...
متن کاملVLSI Circuit Synthesis Using a Parallel Genetic Algorithm
A parallel implementation of a genetic algorithm used to evolve simple analog VLSI circuits is described. The parallel computer system consisted of twenty distributed SPARC workstations whose computational activity is controlled by the parallel environment coordination language Linda. Work-in-progress on using the parallel GA to realize optimized circuits and to discover new types of equivalent...
متن کاملAn Efficient Circulant MIMO Equalizer for CDMA Downlink: Algorithm and VLSI Architecture
In this paper, we present an efficient circulant approximation based MIMO equalizer architecture for the CDMA downlink. This reduces the Direct-Matrix-Inverse (DMI) of size (NF × NF ) with O((NF )3) complexity to some FFT operations with O(NF log2(F )) complexity and the inverse of some (N × N) sub-matrices. We then propose parallel and pipelined VLSI architectures with Hermitian optimization a...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. 
The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...
متن کامل